

FIG.1




FIG.2




FIG.3




FIG.4




Figure 1 is a block diagram of a multi-bit parallel adder circuit. The circuit is composed of several interconnected blocks, each performing a specific function in the addition process.

- Block 20:** This block receives an input RST and produces an output HT . It contains a network of logic gates including an AND gate (ND), a NOT gate (NT1), and a buffer (Nb). The output HT is connected to block 27.
- Block 21:** This block receives an input $FADD[j-1:0]$ and produces an output $FADD[j-1:0]$. It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).
- Block 22:** This block receives an input $FADD[j-1:0]$ and produces an output $FADD[j-1:0]$. It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).
- Block 23:** This block receives an input $FCLK$ and produces an output $FCLK$. It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).
- Block 24:** This block receives an input $SF[i:0]$ and produces an output $FOUT$. It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).
- Block 25:** This block receives an input $SF[i:0]$ and produces an output $FOUT$. It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).
- Block 26:** This block receives an input HT and produces an output HT . It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).
- Block 27:** This block receives an input HT and produces an output HT . It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).
- Block 28:** This block receives an input $FCLK$ and produces an output $FCLK$. It contains a network of logic gates including a NOT gate (NT1), a buffer (Nb), and a buffer (Nb).

FIG.6




FIG.7




FIG.8




FIG.9

WDU




FIG. 10




FIG.11




FIG.12




FIG.13





FIG.14



30#




FIG.16




FIG.17




FIG.18




FIG.19

6#




FIG.20




FIG.21

CAMC#




FIG.22

CAMCa

